Before You Begin
Question #43456
The Question
A common-emitter NPN transistor amplifier has a low-frequency small-signal current gain and a base-emitter dynamic resistance . A parasitic parallel-plate capacitor is formed directly across the base-emitter terminals. The capacitor has circular plates of radius and separation . The space between the plates is filled with a non-uniform dielectric whose permittivity varies radially as , where is the radial distance from the central axis. An AC input voltage is applied across the base-emitter terminals. Assuming the intrinsic capacitances of the transistor are negligible, which of the following expressions correctly gives the maximum induced magnetic field at the edge of the capacitor () and the effective high-frequency current gain magnitude of the combined structure? (Here is the total current supplied by the source and is the collector current).
Options
- A.
,
- B.
,
- C.
,
- D.
,
Check Your Answer
Correct Answer
Step-by-Step Solution
Explanation
How the Examiner Thinks
Variable_Constraint
Develop pure symbolic logic skills by mastering algebraic constraints without relying on numerical data.
Concepts Behind This Question
Transistor Configuration Gains|Non-Uniform Dielectric Filling|Ampere’s Law Displacement Current
Why This Question Is Tricky
Common Mistakes
This problem tests the coupling of electromagnetic field theory (Maxwell's displacement current) with lumped-element circuit models (small-signal transistor analysis).
Students often fall into two primary traps: (1) incorrectly integrating the spatially varying permittivity by treating it as a simple average (yielding the term), and (2) failing to recognize that the displacement current acts as a parasitic shunt admittance that is out of phase with the resistive base current.
By forcing the calculation of both the induced magnetic field via the Ampere-Maxwell law and the effective AC current gain, the question penalizes those who decouple field theory from circuit analysis or linearly add admittances without proper phasor considerations.
Quick Facts About This Question
Question Information
| Subject | Physics |
| Chapter | Semiconductor Electronics: Materials, Devices, and Simple Circuits - Class 12 |
| Concept | Transistor Configuration Gains |
| Difficulty | 8 |
| Cognitive Load | 7 |
| Target Solve Time | 160 sec |
| Access | Free |